35marks
BNMIT Electronics and Communication 2006 batch 1BG06EC***
Sunday, November 15, 2009
VLSI complete....
SA ADC
R-R DAC
OP Amp layout
Diffrential amplifier layout
CS layout
CD layout
Inverter layout
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment