Introduction To VerilogDesign

Outline•Typical Design Flow•Design Method•Lexical Convention•Data Type•Data Assignment•Event Control•Conditional Description•Register Description•Synthesizable VerilogCode•Simulation Environment
http://rapidshare.com/files/308550426/12754.pdf